Gør som tusindvis af andre bogelskere
Tilmeld dig nyhedsbrevet og få gode tilbud og inspiration til din næste læsning.
Ved tilmelding accepterer du vores persondatapolitik.Du kan altid afmelde dig igen.
Readers learn step-by-step the key requirements for debugging a modern, silicon SOC implementation, nine factors that complicate this debugging task, and a new debug approach that addresses these requirements and complicating factors.
This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e.
Verification of real-time requirements in systems-on-chip becomes more complex as applications are integrated. This book explains the concepts of predictability and composability, and shows how to apply them to the design and analysis of a memory controller.
This book provides a comprehensive description and implementation methodology for the Philips/NXP Aethereal/aelite Network-on-Chip. It uses real-world illustrations in the form of case studies and examples that communicate the power of the methods presented.
Tilmeld dig nyhedsbrevet og få gode tilbud og inspiration til din næste læsning.
Ved tilmelding accepterer du vores persondatapolitik.