Udvidet returret til d. 31. januar 2025

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Bag om Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain.

Vis mere
  • Sprog:
  • Engelsk
  • ISBN:
  • 9783319023779
  • Indbinding:
  • Hardback
  • Sideantal:
  • 245
  • Udgivet:
  • 16. november 2013
  • Udgave:
  • 2014
  • Størrelse:
  • 243x157x16 mm.
  • Vægt:
  • 514 g.
  • BLACK NOVEMBER
  Gratis fragt
Leveringstid: 8-11 hverdage
Forventet levering: 7. december 2024

Beskrivelse af Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain.

Brugerbedømmelser af Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs



Find lignende bøger
Bogen Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs findes i følgende kategorier:

Gør som tusindvis af andre bogelskere

Tilmeld dig nyhedsbrevet og få gode tilbud og inspiration til din næste læsning.